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Abstract
Current worst-case execution time (WCET) analyses do not support programs using dynamic memory al-
location. This is mainly due to the unpredictability of cache performance introduced by standard memory
allocators. To overcome this problem, algorithms have been proposed that precompute static allocations
for dynamically allocating programs with known numeric bounds on the number and sizes of allocated
memory blocks. In this paper, we present a novel algorithm for computing such static allocations that can
cope with parametric bounds on the number and sizes of allocated blocks. To demonstrate the usefulness
of our approach, we precompute static allocations for a set of existing real-time applications and academic
examples.
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1 Introduction
In modern embedded hardware, caches are used to bridge the increasing gap between processor
speed and memory access times. For a timing analysis striving to derive tight bounds on a program’s
worst-case execution time these caches impose additional challenges. Such an analysis may not
conservatively assume each memory access to be a cache miss without risking to be overly imprecise
as turning off the cache completely may lead to a thirty fold increase of the execution time [5]. Also,
lower bounds on the number of cache hits are not necessarily leading to tight bounds due to timing
anomalies [7]. Timing anomalies denote situations where local worst-case behavior, i.e. a cache
miss, does not always lead to global worst-case behavior. Hence, a statically more predictable cache
behavior enables the derivation of tighter bounds on the programs worst-case execution times.
In the presence of dynamic memory allocation, WCET analyses fail to determine precise time
bounds due to the unpredictability dynamic memory allocation inflicts on the cache behavior. General
purpose dynamic memory allocators strive to cause little fragmentation and neither provide guarantees
about their own worst-case execution time, nor do they provide information about the cache set
mapping of the memory addresses they return. The cache set that a dynamically allocated memory
block is mapped to is therefore statically not predictable. Consequently, WCET analyses can,
in general, not classify accesses to dynamically allocated memory as cache hits or cache misses.
Additionally, the processes of dynamic memory allocation as well as deallocation pollute the cache
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themselves. Memory allocators manage free memory blocks in internal data structures which they
maintain and traverse during allocation and deallocation operations. These unpredictable traversals of
internal data structures result in unpredictable influences on the cache.
To circumvent these problems, programmers revert to static memory allocation within hard real-time
programs. However, often dynamic memory allocation has advantages over static memory allocation.
To enable dynamic memory allocation for hard real-time applications, Herter and Reineke proposed
an algorithm to statically precompute memory addresses and replace calls to the memory allocator
by sequences of fixed addresses [3]. This way, programmers can use dynamic memory allocation
to alleviate the task of efficiently reusing memory, while the program itself can—after an automatic
transformation—be analyzed by current WCET analyses.
However, the algorithm proposed in [3] is limited to programs that contain only loops bounded by a
numerical value. Additionally, the requested block sizes—or at least tight bounds on these—need
to be statically known. In this paper, we propose a novel algorithm that can cope with parametric
bounds on the number of possible loop iterations and requested block sizes.
Figure 1 visualizes the application area for the proposed algorithm. We start with a program using
dynamic memory allocation that is intended to be deployed in a hard real-time setting. However,
due to the unpredictability that dynamic memory allocation inflicts on the cache behavior of the
program, no tight bounds for the program’s worst-case execution can be determined using current
WCET analyses.
In a first phase, we apply a static program analysis to compute liveness information for the
dynamically allocated objects. This information together with user supplied loop and recursion
bounds is used as input for the proposed algorithm for precomputing static memory addresses. In the
second and final phase, we replace calls for memory allocation by functions that return a sequence
of precomputed addresses. Using fixed memory addresses, calls to free become obsolete and can
simply be removed. This phase yields a modified program in which the memory addresses of all
objects are statically known. For such a program, current WCET analyses can compute tight bounds
on its worst-case execution time.
x = malloc(
      sizeof (list));
...
y = x->data;          
Static
Analysis
Pre-computation
of Static Addresses
Analysis 
results
User 
supplied 
Param. 
Loop/Size 
Bounds
x = nextAddr();
...
y = x->data;          
Original Program Modified Program
x = malloc(
      sizeof (list));
...
y = x->data;          
Figure 1 Field of application for the proposed algorithm
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The remainder of this paper is organized as follows. Section 2 briefly reviews related work. In
Section 3, we formally describe a program’s memory allocation behavior. The algorithm presented in
Section 4 uses such a formal description to statically precompute memory addresses for the allocated
memory blocks. In Section 5, we present results obtained from precomputing memory allocations for
a set of academic and real-life programs.
2 Related Work
There are two other approaches to make programs that dynamically allocate memory more analyzable
with respect to their WCET. In [4], Herter et al. propose to utilize a predictable memory allocator
to overcome the problems introduced by standard memory allocators. Schoeberl proposes different
(hardware) caches for different data areas [10]. Hence, accesses to heap-allocated objects would
not influence cached stack or constant data. The cache designated for heap-allocated data would be
implemented as a fully-associative cache with an LRU replacement policy. For such an architecture
it would be possible to perform a cache analysis without knowledge of the memory addresses of
the heap-allocated data. However, a fully-associative cache, in particular with LRU replacement, is
limited in size due to technological constraints. Those two approaches have the advantage not to rely
on tight bounds on the number of allocation requests and the sizes of requested memory blocks.
An algorithm to statically precompute memory addresses and replace calls to the memory allocator
by fixed addresses for programs in which all occurring loops and requested sizes can be (tightly)
bounded by a numerical value was proposed in [3]. This approach, although applicable to a smaller
class of applications, has the advantage to yield entirely static allocations, removing memory allocation
procedures completely.
3 A Formal Model for Memory Allocations
To describe a program’s memory allocation behavior, we start by collecting all allocation sites, i.e.
occurrences of malloc within the program, in a set M . Per assumption, we know how often each
allocation site can be reached during program allocation as loop and recursion bounds are known, at
least parametrically. Hence, we introduce a further set
U =
⋃
m∈M
{um}
where um ∈ N ∪ P is an upper bound on how often allocation site m may be reached, i.e. how often
this function call may be invoked. P denotes the set of parametric loop and recursion bounds. For
each allocation site m, we construct a function fm such that fm(i) evaluates to the size of the memory
block requested the i-th time allocation site m is reached. These sizes may be over-approximated by
intervals. And consequently,
A =
⋃
m∈M
{
fm : N≤um∈U 7→ Im
}
where Im is a set of intervals, is the set containing functions describing the allocation requests for all
allocation sites. Now, the set
R =
{
(m, i) | m ∈M ∧ i ∈ N≤um∈U}
contains all allocation requests that may occur during program execution.
For precomputing feasible memory allocation we also need to know which allocated blocks have
overlapping lifetimes. Liveness information for dynamically allocated memory blocks can safely be
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over-approximated using shape analysis [9]. We assume this information to be available and encode
it in a conflict function
C : 2R 7→ {0, 1}
that evaluates to 1 iff its argument requests at least two memory blocks with overlapping lifetimes.
When precomputing static memory addresses for originally dynamically allocated memory blocks,
we may not want to ignore cache set mappings completely. Hence, we are presented two options. We
may strive for cache set mappings leading to further improved predictability of the program. This,
however, requires us to be aware of many details of the cache analysis applied to the transformed
program. Basically, to be able to decide which cache set mapping may enable a subsequent cache
analysis to classify the largest number of memory accesses as hits or misses calls for knowing the
exact analysis algorithm. The second option would be to strive for good cache performance such
that the risk is reduced that the statically precomputed addresses decrease program performance. In
order not to rely on assumptions about subsequently applied analysis techniques or to be restricted to
specific analyses, we favor the second option.
Unfortunately, under the assumption that P 6= NP , one cannot efficiently approximate an optimal
placement of objects in memory that reduces the number of cache misses [8]. However, Chilimbi et
al. showed that simply trying to place objects that are likely to be accessed contemporaneously next
to each other in memory achieves significant increases in performance [1]. To exploit this heuristics,
we construct a bias function
B : (R×R) 7→ {0, 1}
such that B(r1, r2) evaluates to 1 iff the block requested in r1 is likely to be accessed prior to the
one requested in r2. How can we statically obtain information about what objects will be accessed
contemporaneously during program execution? Chilimbi’s work relied on the user to provide this
information. While this yields the most precise information in most cases, we can also approximate
object access behavior using shape analysis [9]. We say that two objects o1 and o2 are likely to be
accessed contemporaneously if there exist field pointers between o1 and o2. A third, more efficient
but potentially less precise way to gather this information is to apply a data structure analysis [6]
together with the heuristics that objects organized in the same data structure are likely to be accessed
contemporaneously.
An allocation problem is then a six-tuple
(M,U,L,A, C,B)
where L is a set of constraints on the parameters in P .
An allocation is a feasible solution to an allocation problem of the form⋃
r∈R
{(r, addr)}
where addr denotes the precomputed starting address of the memory block requested by r.
An optimal allocation is a feasible solution to an allocation problem such that (1) there is no
other feasible solution with smaller memory consumption. And (2), considering the set of all feasible
solutions with minimum memory consumption, no solution exists that places more blocks, for which
the bias function B evaluates to 1, in memory next to each other.
Finding such optimal solutions is still at least NP-hard. Let (V,E, k) be a given instance of the
k-colorability problem for a graph G = (V,E). Generate the allocation problem
K = (V, {1}, {}, {f : {1} 7→ [1, 1]}, C : R×R 7→ {0, 1}, B : R×R 7→ {0})
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where B maps all arguments to 0 and C is defined s.t.
C(S) = 1⇔ ∃v1, v2.(v1, v2) ∈ E ∧ {v1, v2} ⊆ S
This transformation can be done in polynomial time and can be used to solve the k-colorability
problem for G as follows. Find an optimal allocation for K and check whether less than or equal to k
memory addresses are used, in which case G is k-colorable by associating each memory location
with a (different) color.
We choose a heuristic approach to finding good solutions as striving for optimal solutions would
render our technique only applicable to very small applications.
4 Algorithm
Before starting to precompute suitable memory addresses for allocated memory blocks, the algorithm
transforms its input I = (M,U,L,A, C,B) as follows. Using the bias function B, maximal ranges
of allocated memory blocks that should be placed adjacent in memory are identified. These ranges
are then split again into blocks, such that the sizes of the resulting normalized blocks are multiples
of the size of a cache line. The last normalized block may be of smaller size and splitting must not
occur within the bounds of an allocated memory block. This transformation yields a new allocation
problem I ′ = (M ′, U ′, L′, A′, C′) for a parametric set of normalized blocks. M ′ denotes now the
set of maximal ranges of allocated memory blocks, or abstract allocation sites, while the functions
collected in A′ map to the sizes of the single normalized blocks of these ranges. U ′ ⊂ N ∪ P ′ and
L′ are the accordingly updated constraints on loop/recursion bounds and parameters. We gain two
advantages from this transformation step. The number of blocks considered by the algorithm is in
general reduced, leading to a smaller problem instance. Also, the bias function was consumed and the
algorithm does not need to respect further constraints introduced by this function.
Given the input I ′, the values of the parameters P ′ are unknown at design time. Hence, the
resulting allocation scheme is parameterized in P ′. To enable the algorithm to cope with this, we
introduce memory block chunks. A chunk is a relative placement of memory blocks from different
abstract allocation sites in M ′, such that there is no conflict within a chunk itself. Chunks are then
placed sequentially in memory such that memory blocks of each abstract allocation site m ∈ M ′
occur exactly um times. Formally, a chunk is a set of triples (m, i, o), with the intended meaning that
the i-th request from abstract allocation site m is located within the chunk at relative position o. An
allocation, i.e. solution to an allocation problem, contains several types of chunks and the number of
occurrences of a specific chunk is parametric. By this, we reduce the computation of a solution to an
allocation problem to finding an appropriate selection of chunks.
Let us consider a standard example for advantageous use of dynamic memory allocation, namely
in-situ list copy. Assume, we want to copy a singly-linked list Ms to a doubly-linked list Md with
minimal memory consumption. The size of a list is determined by a parameter p. Assume, the
singly-linked list is traversed once and on this traversal the visited elements are copied to newly
allocated elements of the doubly-linked list. Then, the i-th element of the singly-linked list has a
conflict with the j-th element of the doubly-linked iff j < i. An allocation scheme with minimal
memory consumption is given in Figure 2a. Note that a memory optimal allocation is not necessarily
unique, neither are optimal solutions in general. Figure 2b gives a second possible mapping for our
list example with minimum memory consumption.
What set of chunks would we like our algorithm to compute? With the additional constraint that
the size of a chunk is determined by the size of the largest normalized memory block it contains, we
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would anticipate a solution set
S = {{(Md, 1, 0)}, {(Ms, p, 0)}} ∪
⋃
i∈[2,p]
{(Md, i, 0), (Ms, i− 1, 0)}
Figure 3 shows these chunks and their corresponding number of occurrences. Putting these chunks
consecutively in memory yields the optimal allocation scheme shown in Figure 2b.
Md, 1 Md, 2 . . . Md, i . . . Md, p − 1 Md, p
Ms, 1 Ms, 2 . . . Ms, p − 2 Ms, p − 1 Ms, p
(a)
Md, 1 Md, 2 Md, 3 Md, 4 . . . Md, p − 1 Md, p
Ms, 1 Ms, 2 Ms, 3 . . . Ms, p − 2 Ms, p − 1 Ms, p
(b)
Figure 2 Allocation schemes for list-copy with minimal memory consumption
Md, 1
1 repetition
Md, i
Ms, i − 1
(p− 1) repetitions
i ∈ [2; p]
Ms, p
1 repetition
Figure 3 Allocation chunks for the list-copy example
We distinguish 2 kinds of chunks, singleton and repetitive chunks. A singleton chunk is a chunk
that is generated exactly once, while multiple instances of repetitive chunks are generated. In our list
example, the algorithm generates 2 singleton and 1 repetitive chunks.
Our algorithm to compute such sets of chunks for a given allocation problem works as follows.
The algorithm maintains a workset of unprocessed, i.e. not yet located within a chunk, requests for
normalized blocks. This set is initialized with the set
R′ =
{
(m, i) | m ∈M ′ ∧ i ∈ N≤um∈U ′
}
While the workset is not empty, the algorithm creates singleton chunks followed by sequences of
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repetitive chunks. Algorithm 1 gives the pseudo code for this main routine.
Algorithm 1: Algorithm to compute a suitable set of chunks
Data: Problem specification I ′ = (M ′, U ′, L′, A′, C′)
Result: Allocation scheme as a set of chunks
workset = Set of requests R obtained from M ′, U ′ and A′;
while workset 6= ∅ do
createChunk(workset, true); // first chunk – unrolling
removeProcessedRequests();
if workset = ∅ then break;
createChunk(workset, false); // create repetitive chunk
computeRepetitions(); // repeat last chunk
removeProcessedRequests();
end
The function createChunk creates new chunks and adds normalized blocks until no further blocks
are requested for a given abstract allocation site or no further blocks can be added without either
causing a conflict or exceeding the size of the chunk. The order in which blocks are added is either
given by the problem specification (in the case of singleton chunks) or in decreasing order of block
sizes (in the case of repetitive chunks). This order also determines the size of a chunk. Algorithm 2
gives the pseudo code for this function.
Algorithm 2: createChunk
Data: Set of requests R, boolean isSingleton
Result: Chunk
if ¬ IsSingleton then sortByRequestSize(R)
for (m, i) ∈ R do
boolean added = true;
while i < um ∧ added do
added = addRequestToChunk();
if added then i++;
end
end
Requests or normalized blocks are added to a given chunk in the following way. If the chunk is
empty, the request is always added at the first position of the chunk and the size of the chunk is set to
the size of the first request. Subsequent blocks are temporarily placed at position p = 0. In case this
does not cause conflicts, the request is added and the algorithm returns true. While conflicts do occur,
the subsequent request is shifted to the next position p + 1 until either all conflicts are solved and
the requested block is added or no space in the chunk is left and the block is not added. Algorithm 3
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gives the pseudo code for this operation.
Algorithm 3: addMallocToChunk
Data: Request r
Result: boolean added
if chunk.isEmpty() then
addAtZero(r);
return true;
end
int pos = 0;
while pos ≤ ChunkSize − sizeOf(r) do
If ¬ conflictInChunk() return true;
pos++;
end
return false;
The problem specification may contain several parameters and also the sizes of requested blocks
can be parametric. Hence, not all conditionals within the above functions may be computed directly.
Only the set of parameter constraints L given as part of problem specification may be used to
decide these conditions. If the set L is not sufficient to allow for deciding conditionals, we split the
specification depending on the various outcomes.
For instance, a conditional
if p < q
leads to the following two problem specifications:
S = (M,U,L ∪ {(p < q}, A, C,B)
and
S = (M,U,L ∪ {(p ≥ q}, A, C,B)
Hence, each time the set of restrictions on parameters, LS , does not contain enough information
to decide whether a conditional c is satisfied, we replace the current allocation problem S by two new
allocation problems, St and Sf . In St, we set LSt to LS ∪ {c}, and accordingly in Sf to LS ∪ {¬c}.
5 Experiments
We did a preliminary evaluation of our algorithm using two programs that perform an in-situ copy
from one data structure to another as well as a small set of existing (hard) real-time programs taken
from the MiBench benchmark suite [2].
In-Situ Copy
The memory allocation behavior of a program copying a singly-linked list to a doubly-linked list as
used as an example in Section 4 can be formalized as
({ms,md}, {ps, pd}, {ps = pd}, {fms : [ps] 7→ [8, 8], fmd : [pd] 7→ [12, 12]}, Clc,Blc)
With the intended meaning that there are two allocation sites, one for the elements of the singly-linked
list, one for those of the doubly-linked one. Each site can be reached at most ps and pd times,
respectively. We know, that ps = pd =: p as all elements are copied. Clc is constructed, such that
there are conflicts between list elements that are in-use at the same time. Blc evaluates to 0 for all
inputs, i.e. no bias is given, to prevent bias disabling the algorithm to compute memory optimal
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solutions. Our algorithm was able to compute for such a program description a memory optimal set
of chunks as depicted in Figure 2b. With Blc constructed such that elements adjacent within a list are
to be put adjacent in memory, our algorithm computes a similar set of chunks as depicted in Figure 4.
This normalization yields blocks of size 96 KB and 32 KB for the doubly- and singly-linked list,
composed of 8 and 4 objects of the original lists, respectively. However, the repetitive chunk contains
now two blocks from the singly-linked list together with one block from the doubly-linked one.
Md, 1
1 repetition
Md, i
Ms, 2i − 3 Ms, 2i − 2
(p′d − 1) repetitions
i ∈ [2; p′d]
Ms, i
2 repetitions
i ∈ [p′s − 1; p′s]
Figure 4 Allocation chunks for normalized in-situ list copy
Consider next the reverse list-copy from doubly-linked to singly-linked elements({ms,md}, {p}, {}, {fms : [ps] 7→ [q, q], fmd : [pd] 7→ [12, 12]}, Clc, 2R 7→ {0})
with parametric sizes. At allocation site ms blocks of size q KB are requested, at site md 12 KB
blocks, with 4 < q ≤ 12. On this example, our algorithm computes the following solutions.
L = {6 < q ≤ 12}
Ms, 1
1 repetition
Md, i − 1
Ms, i
(p− 1) repetitions
i ∈ [2; p]
Md, p
1 repetition
L = {4 < q ≤ 6, p ≡ 1 mod 2}
Ms, 1
1 repetition
Md, i
Ms, 2i Ms, 2i + 1
(p− 1)/2 repetitions
i ∈ [1; (p− 1)/2]
Md, p
(p− 1)/2 + 1 repetition
i ∈ [(p− 1)/2 + 1; p]
L = {4 < q ≤ 6, p ≡ 0 mod 2}
Ms, 1
1 repetition
Md, i
Ms, 2i Ms, 2i + 1
p/2− 1 repetitions
i ∈ [1; p/2− 1]
Md, p/2
Ms, p
1 repetition
Md, p
p/2 repetition
i ∈ [p/2; p]
Figure 5 Allocation chunks for the reversed in-situ list-copy example
Patricia (MiBench)
A patricia trie is a data structure used in place of full trees with very sparse leaf nodes. Patricia tries
are often used to represent routing tables in network applications. This application uses patricia tries
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to construct a routing table. The benchmark program is formalized to
(Mp, Up, {}, Ap, Cp,Bp, (R×R) 7→ {0})
where Mp = {1, 2}, Up = {I,R}, Ap = {f1 : N≤I 7→ [8 ·ml, 8 ·ml], f2 : N≤I 7→ [8 ·ml, 8 ·ml]},
and Cp(C) = 1. The parameter ml denotes a variable value, possibly determinable by a value
analysis. As we cannot safely determine that two allocated blocks are not contemporaneously in-use,
our algorithm is not able to compute a better memory allocation than the one given in Figure 6a. This
application shows one limitation of precomputing memory addresses, namely that a previous analysis
must be able to gather precise liveness information regarding which allocated blocks are alive at the
same time.
(a) Patricia
M1, i
I repetitions
i ∈ [1; I]
M2, i
R repetitions
i ∈ [1;R]
(b) Dijkstra
Md, 1
Md, 2
1 repetition
Md, i
(p− 2) repetitions
i ∈ [3; p]
Figure 6 Allocation chunks for the Patricia and Dijkstra test cases
Dijkstra (MiBench)
Dijkstra constructs a large graph (as an adjacency matrix) and then computes the shortest paths
between pairs of nodes using repeated applications of Dijkstra’s algorithm. The program can be
described by
(Md, Ud, {}, Ad, Cd,Bd)
where Md = {1}, {u1} =
{
n2
}
, Ad =
{{
x 7→ [16, 16] | x ∈ N≤n2
}}
, and
Cd(C) =
{
1 if ∃i, j ∈ C.j ∈ (i, (i− 1) · n]
0 otherwise
Here, n is the number of nodes of the constructed graph. For this application, our algorithm computed
a chunk set as depicted in Figure 6b.
Susan (MiBench)
Susan is an image processing application used to determine the position of edges and/or corners
within the input image for guidance of unmanned vehicles. Its allocation behavior can be formalized
to
(Ms, Us, {}, As, Cs, (R×R) 7→ {0})
where Ms = {1, 2, 3, 4, 5, 6, 7, 8, 9},
⋃
m∈Ms us = {1}, As = {f1 : {1 7→ x · y}, f2 : {1 7→
516}, f3 : {1 7→ (14 + x)(14 + y)}, f4 : {1 7→ 16}, f5 : {1 7→ 4 · x · y}, f6 : {1 7→ 4 · x · y}, f7 :
{1 7→ 4 · x · y}, f8 : {1 7→ x · y}, f9 : {1 7→ 4 · x · y}}, and
Cs(C) =
{
1 if {(1, 1)} ( C ∨ {(7, 1), (8, 1)} ⊆ C ∨ {(3, 1), (4, 1)} ⊆ C
0 otherwise
Here, x and y are fixed parameters determining the size of the processed images. Again, our algorithm
computed a memory optimal chunk set as depicted in Figure 7.
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M1, 1
1 repetition
M2, 1
M3, 1
M5, 1
M6, 1
M7, 1
M9, 1
1 repetition
M4, 1
M8, 1
1 repetition
Figure 7 Allocation chunks for the Susan test case
6 Conclusions
Statically precomputing memory addresses for otherwise dynamically allocated blocks yields sig-
nificant advantages. Compared to striving for predictable memory allocation, predictability of the
program is increased as addresses of (heap) objects become statically known. Furthermore, with
allocation and deallocation removed completely from the program, so are unpredictability resulting
from cache pollution caused by allocators and the uncertain response times of (de)allocation routines
removed. However, static precomputation is not applicable to all hard real-time applications. While
the algorithm presented in this paper increases the class of programs that such an approach can
cope with, there are still limitations. The Patricia benchmark showed that if such an approach is to
preserve the main advantage of dynamic allocation, efficient memory reuse, precise information about
which blocks may be allocated at the same time must be available to the algorithm. Hence, such an
approach relies on precise static preanalyses to yield results that enable similar program performance
compared to a program using dynamic memory allocation. Without such analyses, predictability
comes at the price of overly high memory consumption. Furthermore, too little information about the
relations between parameters can lead to an overly large solution set, as each time decisions cannot
be made due to incomplete information, the algorithm considers two cases, splitting to two solution
paths. However, given decent information about the program to transform, our algorithm showed
very promising results. An automatic analysis to gather these informations as well as an exhaustive
evaluation of the presented algorithm are to be tackled next.
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